Programmable Logic
|
|
|
|
|
---|---|---|---|---|
![]() |
|
6,822 slices |
2.1 Mbits |
58 |
![]() |
|
|
1,800 Kbits |
90 |
![]() |
|
|
1,800 Kbits (4,860* Kbits) |
90 (240*) |
![]() |
|
|
337.5 KB (202.5 KB*) |
120 (80*) |
![]() |
|
|
630 KB (270 KB*) |
220 (80*) |
![]() |
|
6,822 slices |
2.1Mbits |
58 |
![]() |
|
|
72Kbits |
|
![]() |
|
33,280 in 5200 slices |
1,800 Kbits |
90 |
![]() |
|
Xilinx CoolRunner-II CPLD |
|
|
![]() |
|
|
112.5KB (15T) |
|
![]() |
|
3,840 (6 LUTs) |
216Kb |
8 |
![]() |
|
|
1,620 Kb |
80 |
![]() |
|
|
|
|
![]() |
|
|
270 KB (225 KB*) |
80 (66*) |
![]() |
|
7,200 slices (4 LUTs and 8 flip-flops) |
1.7Mbits |
|
![]() |
|
50,950 logic slices |
16 Mbits |
840 |
![]() |
|
50,950 slices, |
16Mbit |
840 |
![]() |
|
|
|
|
![]() |
|
|
|
|
![]() |
|
2,278 slices (4 6-input LUTs |
576Kbits |
32 |
![]() |
|
|
4,860 Kbits |
240 |
![]() |
|
|
4,860 Kbits |
240 |
![]() |
|
|
1,188 Kb (600 Kb*) |
240 (120*) |
![]() |
|
|
13Mbits |
740 |
![]() |
|
|
1,620 Kb |
80 |
![]() |
|
|
630 KB |
220 |
![]() |
|
over 10,000 |
|
|
![]() |
|
|
2002.5 KBytes |
840 DSP slices |
![]() |
|
|
|
|
![]() |
|
30,816 |
|
|
![]() |
|
|
|
|
|
|
|
|
|
![]() |
|
4,400 logic slices |
240 KB |
80 |
![]() |
|
|
630 KB (270 KB*) |
220 (80*) |