Digital Design Using Digilent FPGA Boards Resource Center

Welcome to the resource center for Digital Design Using Digilent FPGA Boards!

Here you will find all the reference materials that Digilent has created for this textbook, as well as links to any external content we have tracked down. If you are interested in this textbook, visit the product page on our main website: Digital Design Using Digilent FPGA Boards

This book uses over 75 examples to show you how to get started designing digital circuits in VHDL or Verilog®, simulate them, and quickly and easily download them to your Basys, Nexys 2, or Nexys 3 board. Get up and running quickly from the basics to the 7-segment display, memory, VGA port, PS/2 port, and more - step-by-step, by example!

A major revolution in digital design has taken place over the past decade. Field programmable gate arrays (FPGAs) can now contain over a million equivalent logic gates and tens of thousands of flip-flops. This means that it is not possible to use traditional methods of logic design involving the drawing of logic diagrams when the digital circuit may contain thousands of gates. The reality is that today digital systems are designed by writing software in the form of hardware description languages (HDLs). The most common HDLs used today are VHDL and Verilog. Both are in widespread use. When using these hardware description languages the designer typically describes thebehavior of the logic circuit rather than writing traditional Boolean logic equations. Computer-aided design tools are used to both simulate the VHDL or Verilog design and to synthesize the design to actual hardware.

This book assumes no previous knowledge of digital design. You start at the beginning learning about basic gates, logic equations, Boolean algebra, and Karnaugh maps. In over 75 examples we show you how to design digital circuits using VHDL or Verilog, simulate them using the Aldec Active-HDL simulator, and synthesize the designs to a Xilinx® Spartan™-3E FPGA on either the Basys, Nexys 2, or Nexys 3 FPGA board. A free student edition of Active-HDL simulator is available from Aldec Inc (www.aldec.com). To synthesize your design to a Spartan-3E or Spartan-6 FPGA, you will need to download the free ISE WebPACK™ from Xilinx (www.xilinx.com). The Xilinx synthesis tools are called from within the Aldec Active-HDL integrated GUI. We will use the Adept 2 utility to download your synthesized design to the Xilinx FPGA. The Adept 2.8.1 software suite can be download free from Digilent, Inc.


Documentation

Download the complete table of contents:

  • VHDL EditionPDF
  • Verilog EditionPDF