Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Last revisionBoth sides next revision
arty [2016/06/24 21:10] Mikel Skreenarty [2016/07/08 20:04] Sam K
Line 1: Line 1:
- +~~REDIRECT>reference/programmable-logic/arty/start~~
-====== Arty Resource Center====== +
-{{ :arty:arty-obl-1000.png?nolink&500 |}} +
- +
-**Welcome to the resource center for Arty!** +
- +
-Here you will find all the reference materials that Digilent has created for this board, as well as links to any external content we have tracked down. If you are interested in purchasing Arty, visit the product page on our main website: [[ http://store.digilentinc.com/arty-board-artix-7-fpga-development-board-for-makers-and-hobbyists/|Arty]]. +
- +
- +
-===== Documentation ===== +
- +
-  * **Schematic** -- {{:arty:arty_sch.pdf|PDF}} +
-    * PDF Schematic of the PCB generated by Altium +
-  * **Reference Manual** -- [[arty:refmanual|Wiki]] +
-    * Technical description of the Arty and all of its features. The Wiki page may contain more up-to-date information than the PDF. +
-  * **Sell Sheet** -- Sell Sheet currently unavailable, please see the reference manual for product detail. +
-  * **3D CAD model** -- {{::arty_revc.zip|ZIP}} +
-    * 3D CAD model provided as PNG and STP files. +
-===== Design Resources ===== +
- +
-  * **Vivado Board Files** -- [[vivado:boardfiles|Wiki]] +
-    * Installing the 7 Series Vivado Board Files allows you to create Vivado projects that directly target the Arty hardware +
-  * **Master XDC** -- {{https://raw.githubusercontent.com/Digilent/Arty/master/Resources/XDC/Arty_Master.xdc|XDC}} {{:arty_master.zip|Git Repo ZIP}} +
-    * This file defines the pin constraints for every device on the Arty for Vivado designs. +
-  * **Xilinx Memory Interface Generator (MIG) Files** -- {{https://github.com/Digilent/Arty/archive/master.zip|Git Repo ZIP}} +
-    * This contains the files needed to properly configure a Xilinx MIG component so that it works with the onboard DDR3L. Files are contained in Arty/Resources/Arty_MIG_DDR3 +
- +
-===== Tutorials ===== +
-  * **Getting Started with Microblaze** -- [[arty:gsmb|Wiki]] +
-    * Follow this introduction on how to get started with Microblaze using Vivado IP Integrator. +
-  * **Getting Started with Microblaze Servers** -- [[arty:gsmbs|Wiki]] +
-    * A more advanced Microblaze tutorial, this guide demonstrates how to run an echo server on Arty. +
-  * **Arty Programming Guide** -- [[arty:pg|Wiki]] +
-    * This guide walks through the different methods available for programming the FPGA on the Arty +
-  * **Getting Started with Arty's Base System Design** -- [[arty:bsd|Wiki]] +
-    * This guide helps you get started with Arty's Base System Design by adding a custom IP and programming the Arty in SDK. +
-  * **Using Digilent Pmod IPs** - [[vivado:pmods|Wiki]] +
-    * Follow this guide to learn how to use the new Pmod IPs in Vivado Block Designs. +
-===== Reference Projects ===== +
- +
-  * **General I/O Demo** -- [[arty:gpio|Wiki]] +
-    * Basic demo that uses the onboard switches, buttons, leds, and UART +
-  * **XADC Demo** -- [[arty:xadc|Wiki]] +
-    * Basic demo that shows a simple implementation with the Artix-7 XADC +
-  * **Microblaze Base System Design** -- [[arty:basedesign|Wiki]] +
-    * This Vivado IP Integrator project implements a Microblaze system with cores that communicate with all of the peripherals on the Arty  +
- +
----- +
-===== External Links ===== +
- +
-  * [[http://www.xilinx.com/support/university/workshops.html|Xilinx Vivado Workshop materials]] +
-  * [[http://forum.digilentinc.com|Digilent Forum]] +
-  * [[http://www.wiki.xilinx.com/ARTY+FreeRTOS+Web+Server|Xilinx ARTY FreeRTOS Web Server Demo]] +
-  * [[http://products.avnet.com/shop/en/ema/development-kits/3074457345623390931|Avnet Arty Materials (Including Out-of-Box demo)]] +