Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
arty [2016/06/20 19:12] – [Documentation] Martha | arty [2016/07/08 20:04] – Sam K | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | + | ~~REDIRECT> | |
- | ====== Arty Resource Center====== | + | |
- | {{ : | + | |
- | + | ||
- | **Welcome to the resource center for Arty!** | + | |
- | + | ||
- | Here you will find all the reference | + | |
- | + | ||
- | + | ||
- | ===== Documentation ===== | + | |
- | + | ||
- | * **Schematic** -- {{:arty: | + | |
- | * PDF Schematic of the PCB generated by Altium | + | |
- | * **Reference Manual** -- [[arty: | + | |
- | * Technical description of the Arty and all of its features. The Wiki page may contain more up-to-date information than the PDF. | + | |
- | * **Sell Sheet** -- Sell Sheet currently unavailable, | + | |
- | * **3D CAD model** -- {{:: | + | |
- | * 3D CAD model provided as PNG and STP files. | + | |
- | ===== Design Resources ===== | + | |
- | + | ||
- | * **Vivado Board Files** -- [[vivado: | + | |
- | * Installing the 7 Series Vivado Board Files allows you to create Vivado projects that directly target the Arty hardware | + | |
- | * **Master XDC** -- {{https:// | + | |
- | * This file defines the pin constraints for every device on the Arty for Vivado designs. | + | |
- | * **Xilinx Memory Interface Generator (MIG) Files** -- {{https:// | + | |
- | * This contains the files needed to properly configure a Xilinx MIG component so that it works with the onboard DDR3L. Files are contained in Arty/ | + | |
- | + | ||
- | ===== Tutorials ===== | + | |
- | * **Getting Started with Microblaze** -- [[arty: | + | |
- | * Follow this introduction on how to get started with Microblaze using Vivado IP Integrator. | + | |
- | * **Getting Started with Microblaze Servers** -- [[arty: | + | |
- | * A more advanced Microblaze tutorial, this guide demonstrates how to run an echo server on Arty. | + | |
- | * **Arty Programming Guide** -- [[arty: | + | |
- | * This guide walks through the different methods available for programming the FPGA on the Arty | + | |
- | * **Getting Started with Arty's Base System Design** -- [[arty: | + | |
- | * This guide helps you get started with Arty's Base System Design by adding a custom IP and programming the Arty in SDK. | + | |
- | * **Using Digilent Pmod IPs** - [[vivado: | + | |
- | * Follow this guide to learn how to use the new Pmod IPs in Vivado Block Designs. | + | |
- | ===== Reference Projects ===== | + | |
- | + | ||
- | * **General I/O Demo** -- [[arty: | + | |
- | * Basic demo that uses the onboard switches, buttons, leds, and UART | + | |
- | * **XADC Demo** -- [[arty: | + | |
- | * Basic demo that shows a simple implementation with the Artix-7 XADC | + | |
- | * **Microblaze Base System Design** -- [[arty: | + | |
- | * This Vivado IP Integrator project implements a Microblaze system with cores that communicate with all of the peripherals on the Arty | + | |
- | + | ||
- | ---- | + | |
- | ===== External Links ===== | + | |
- | + | ||
- | * [[http:// | + | |
- | * [[http:// | + | |
- | * [[http:// | + | |
- | * [[http:// | + |