


NYX6 cUFX

8 ][ JYbh

www.zedboard.org

Function	Sheet Number
Cover Sheet	1
FMC, AMS Connectors	2
PMODS, General I/O	3
Audio Codec	4
HDMI, VGA	5
Ethernet, OLED, SD Card	6
USB, UART	7
FPGA Configuration	8
FPGA Banks	9
DDR, MIO Banks	10
FPGA Power	11
USB Programming	12
DDR3 Memory	13
DDR Termination	14
Power Regulation	15
Power Regulation	16
Power Regulation	17



# ZedBoard

## '26'0 ct '4235

### 3:33:55 PM

[www.zedboard.org](http://www.zedboard.org)

Copyright 2014, Digilent, Inc. All Rights Reserved.  
 This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Digilent, Inc. DIGILENT and the Digilent logo are registered trademarks of Digilent, Inc. All trademarks and trade names are the properties of their respective owners and Digilent, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own. Digilent is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Digilent makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. DIGILENT HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Digilent is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Digilent from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

Title <b>ZED</b>		Rev <b>D.2</b> <small>Copyright 2013</small>
Circuit	Title Page	
Doc#	500-248	
Engineer	EG	
Author	GMA	
Date	3/4/2013	
Sheet#	1 out of 17	

A

A

B


B

C


C

D


D






ASP-134603-01



ASP-134603-01







TST-110-01-G-D




- Foot
- F1
- Foot
- F2
- Foot
- F3
- Foot
- F4


Title <b>ZED</b>		Rev <b>D.2</b>
Circuit FMC and AMS Connector		Copyright 2013
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 2 out of 17		






MIO PMOD



MIO BUTTON




MIO LED




Title <b>ZED</b>		Rev <b>D.2</b>
Circuit PMods and General I/O		Copyright 2013
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 3 out of 17		




NOTE: Load No Load  
 Capless Headphone ■ ■  
 AC-Coupled Headphone ■ ■




NOTE: AGND and GND pins must connect at single point under ADP150



Title		<b>ZED</b>		Rev		<b>D.2</b>	
Circuit		Audio Codec		Copyright		2013	
Doc#		500-248					
Engineer		EG					
Author		GMA					
Date		3/4/2013					
Sheet#		4 out of 17					








Title <b>ZED</b>		Rev <b>D.2</b>
Circuit HDMI and VGA		Copyright 2013
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 5 out of 17		



Title		Rev	
<b>ZED</b>		<b>D.2</b>	
Circuit		Copyright 2013	
Ethernet, OLED and SD Card			
Doc#	500-248		
Engineer	EG		
Author	GMA		
Date	3/4/2013		
Sheet#	6 out of 17		






TUSB1210 and Zynq-7000 have a timing incompatibility at hot temperature. Please see the ZedBoard Errata.





Title		ZED		Rev		D.2	
Circuit		USB and UART		Doc#		500-248	
Engineer		EG		Date		3/4/2013	
Author		GMA		Sheet#		7 out of 17	
Copyright		© 2013					



Xilinx JTAG Header



JTAG SCAN CHAIN



Note: Load either package, not both. Default SOIC16



Title <b>ZED</b>		Rev <b>D.2</b> Copyright 2013
Circuit FPGA Configuration		
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 8 out of 17		






VCC3V3


VCC3V3

VADJ


VADJ




IC16B XC7Z020CLG484






IC16C XC7Z020CLG484



IC16D XC7Z020CLG484



IC16E XC7Z020CLG484



Title		Rev
<b>ZED</b>		<b>D.2</b>
Circuit		Copyright 2013
FPGA Banks		
Doc#		500-248
Engineer		EG
Author		GMA
Date		3/4/2013
Sheet#		9 out of 17

A

B

C

D

A


B

C

D


DDR1V5

DDR PORT 502



VCC3V3


Bank 500





XC7Z020CLG484 IC16G

VCC1V8





Bank 501




IC16H XC7Z020CLG484



BOOT SETTING  
 QSPI X001X  
 JTAG 0000X





Title		Rev	
<b>ZED</b>		<b>D.2</b>	
Circuit		Copyright 2013	
DDR and MIO Banks			
Doc#	500-248		
Engineer	EG		
Author	GMA		
Date	3/4/2013		
Sheet#	10 out of 17		




Title		Rev
<b>ZED</b>		<b>D.2</b>
Circuit		Copyright 2013
FPGA Power		
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 11 out of 17		








The ZedBoard contains a proprietary USB-JTAG circuit which is obscured on this sheet. This circuit contains IC19, IC20, IC21, IC22, IC23, IC24, JP13, and J17, along with a number of resistors and capacitors. The firmware for this circuit is not publicly available. However, the firmware does come pre-programmed in the SMT2 USB-JTAG module available from Digilent and Avnet. For more information, please see



[www.em.avnet.com/jtagsmt2](http://www.em.avnet.com/jtagsmt2)

Title <b>ZED</b>		Rev <b>D.2</b> Copyright 2013
Circuit USB Programming	Doc# 500-248	
Engineer EG	Author GMA	
Date 3/4/2013	Sheet# 12 out of 17	



Title		ZED		Rev		D.2	
Circuit		DDR3 Memory		Copyright		2013	
Doc#		500-248					
Engineer		EG					
Author		GMA					
Date		3/4/2013					
Sheet#		13 out of 17					




### DDR3 TERMINATION



Title	ZED	Rev	D.2
		Copyright	2013


Circuit	DDR3 Termination
Doc#	500-248
Engineer	EG
Author	GMA
Date	3/4/2013
Sheet#	14 out of 17












Title		Rev	
<b>ZED</b>		<b>D.2</b>	
Circuit		Copyright 2013	
Power Regulation			
Doc#		500-248	
Engineer		EG	
Author		GMA	
Date		3/4/2013	
Sheet#		15 out of 17	










2



Title <b>ZED</b>		Rev <b>D.2</b>
Circuit Power Regulation		Copyright 2013
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 16 out of 17		

**DIGILENT**  
BEYOND THEORY





Title <b>ZED</b>		Rev <b>D.2</b> Copyright 2013
Circuit Power Regulation		
Doc# 500-248		
Engineer EG		
Author GMA		
Date 3/4/2013		
Sheet# 17 out of 17		



# Rev C.1 to D.2 Change History

## **Issue: Update Zynq to Production Silicon**

*PCB:* no change.

*Parts:* load IC16 with XC7Z020-1CLG484C

## **Issue: Update DDR3 to newer device**

*PCB:* no change.

*Parts:* load IC25 and IC26 with MT41K128M16JT-125:K

## **Issue: IC31 IN oscillates due to insufficient decoupling**

*PCB:* change C374 pad size to 0603.

*Parts:* load C374 with 10uF 10V.

## **Issue: C89 incorrect value**

*PCB:* no change

*Parts:* Load C89 with 150uF tantalum (already implemented)

## **Issue: Two DDR3 power/termination pins not in schematic part**

*PCB:* fix DDR3 part to include two missing pins

*Parts:* no change

## **Issue: CKE signal pull-down revised**

*PCB:* add 0402 resistor from CKE to VTT.

*Parts:* Load new resistor with 40ohm resistor.

## **Issue: SD Card clock requires termination resistor**

*PCB:* add series termination resistor to SD Clock.

*Parts:* load new resistor with 50ohm resistor.

## **Issue: Heat issues**

*PCB:* add two 1x2 pin headers (5V/GND and 12V/GND) to power a fan if needed

*Parts:* load headers; add heat sink

## **Issue: VBUS must connect to power pin on USB connector**

*PCB:* move existing 0402 resistor between USB power pin and VBUS

*Parts:* no change

## **Issue: Parts not fitting pads (J12, L7)**

*PCB:* Extended pads on L7 to accommodate larger parts

*Parts:* load only specified parts

## **Issue: HDMI signals radiate energy causing CE testing to fail**

*PCB:* no change

*Parts:* add ferrite to HDMI cable

## **Issue: Replace RJ-45**

*PCB:* no change.

*Parts:* load J11 with 1840750-7