





Foot  
F1  
Foot  
F2  
Foot  
F3  
Foot  
F4

Title <b>Arty Z7</b>		Rev <b>B.2</b> Copyright 2020
Circuit PMods, User I/O		
Doc# 500-346		
Engineer MTA		
Author GTM		
Date 1/10/2020		
Sheet# 1 out of 13		









CK\_IOA available on  
-20 variant only



Available on -20 variant only




**POWER**



Note: Terminate N signals next to Analog Header

Title <b>Arty Z7</b>		Rev <b>B.2</b> Copyright 2020
Circuit CHipKIT IO		
Doc# 500-346		
Engineer MTA		
Author GTM		
Date 1/10/2020		
Sheet# 2 out of 13		





Title	Arty Z7	Rev	B.2
Circuit	Ethernet and SD Card	Author	GTM
Doc#	500-346	Date	1/10/2020
Engineer	MTA	Sheet#	3 out of 13
Author	GTM		
Date	1/10/2020		

A

B

C







D

A

B



C

D



Title		Rev
Arty Z7		B.2
Circuit		Copyright 2020
Doc#		
500-346		
Engineer		
MTA		
Author		
GTM		
Date		
1/10/2020		
Sheet#		
4 out of 13		





1

2

3

4

A

A

B

B

C

C

D

D

This Page Intentionally Left Blank






Title		Arty Z7		Rev		B.2	
						Copyright 2020	
Circuit		USB PROG, UART					
Doc#		500-346					
Engineer		MTA					
Author		GTM					
Date		1/10/2020					
Sheet#		6 out of 13					

1

2

3

4



Title		Rev
<h1>Arty Z7</h1>		<h2>B.2</h2>
Circuit		Copyright 2020
FPGA Configuration, Flash		
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	1/10/2020	
Sheet#	7 out of 13	








**BANK 13**

IO_L6N_T0_VREF_13	V5	CK_I027
IO_L11P_T1_SRCC_13	U7	CK_I029
IO_L11N_T1_SRCC_13	V7	CK_I030
IO_L12P_T1_MRCC_13	U9	
IO_L12N_T1_MRCC_13	U10	CK_A5
IO_L13P_T2_MRCC_13	V7	CK_I037
IO_L13N_T2_MRCC_13	Y6	CK_I036
IO_L14P_T2_SRCC_13	V9	CK_I041
IO_L14N_T2_SRCC_13	Y8	CK_I039
IO_L15P_T2_DQS_13	V8	CK_I032
IO_L15N_T2_DQS_13	W8	CK_I038
IO_L16P_T2_13	W10	CK_I034
IO_L16N_T2_13	W9	CK_I040
IO_L17P_T2_13	U9	
IO_L17N_T2_13	U8	CK_I031
IO_L18P_T2_13	W11	CK_A2
IO_L18N_T2_13	Y11	CK_A0
IO_L19P_T3_13	T5	CK_A4
IO_L19N_T3_VREF_13	U5	CK_I026
IO_L20P_T3_13	Y12	CK_A1
IO_L20N_T3_13	Y13	CK_I0A
IO_L21P_T3_DQS_13	V11	CK_A3
IO_L21N_T3_DQS_13	V10	CK_I033
IO_L22P_T3_13	V6	CK_I028
IO_L22N_T3_13	W6	CK_I035

IC20B

Available on -20 variant only



VCC3V3

**BANK 34**

IO_0_34	R19	HDMI_TX_HPDN
IO_L1P_T0_34	T11	JB2_P
IO_L1N_T0_34	T10	JB2_N
IO_L2P_T0_34	T12	CK_MOSI
IO_L2N_T0_34	U12	CK_I01
IO_L3P_T0_DQS_PUDC_B_34	U13	CK_I02
IO_L3N_T0_DQS_34	V13	CK_I03
IO_L4P_T0_34	V12	JB4_P
IO_L4N_T0_34	W13	JB4_N
IO_L5P_T0_34	T14	CK_I00
IO_L5N_T0_34	T15	CK_I05
IO_L6P_T0_34	P14	LED1
IO_L6N_T0_VREF_34	R14	LEDO
IO_L7P_T1_34	Y16	JA2_P
IO_L7N_T1_34	Y17	JA2_N
IO_L8P_T1_34	W14	JB1_P
IO_L8N_T1_34	Y14	JB1_N
IO_L9P_T1_DQS_34	T16	CK_I010
IO_L9N_T1_DQS_34	U17	CK_I07
IO_L10P_T1_34	V15	CK_I04
IO_L10N_T1_34	W15	CK_MISO
IO_L11P_T1_SRCC_34	U14	HDMI_RX_SCL
IO_L11N_T1_SRCC_34	U15	HDMI_RX_SDA
IO_L12P_T1_MRCC_34	U18	JA3_P
IO_L12N_T1_MRCC_34	U19	JA3_N
IO_L13P_T2_MRCC_34	N18	HDMI_RX_CLK_P
IO_L13N_T2_MRCC_34	P19	HDMI_RX_CLK_N
IO_L14P_T2_SRCC_34	N20	HDMI_RX_D2_P
IO_L14N_T2_SRCC_34	P20	HDMI_RX_D2_N
IO_L15P_T2_DQS_34	T20	HDMI_RX_D1_P
IO_L15N_T2_DQS_34	U20	HDMI_RX_D1_N
IO_L16P_T2_34	V20	HDMI_RX_D0_P
IO_L16N_T2_34	W20	HDMI_RX_D0_N
IO_L17P_T2_34	Y18	JA1_P
IO_L17N_T2_34	Y19	JA1_N
IO_L18P_T2_34	V16	JB3_P
IO_L18N_T2_34	W16	JB3_N
IO_L19P_T3_34	R16	CK_I06
IO_L19N_T3_VREF_34	R17	CK_I011
IO_L20P_T3_34	T17	AUD_SD
IO_L20N_T3_34	R18	AUD_PWM
IO_L21P_T3_DQS_34	V17	CK_I08
IO_L21N_T3_DQS_34	V18	CK_I09
IO_L22P_T3_34	W18	JA4_P
IO_L22N_T3_34	W19	JA4_N
IO_L23P_T3_34	N17	CK_I013
IO_L23N_T3_34	P18	CK_I012
IO_L24P_T3_34	P15	CK_SDA
IO_L24N_T3_34	P16	CK_SCL
IO_25_34	T19	HDMI_RX_HPD

IC20C

VCC3V3

**BANK 35**

IO_0_35	G14	LED5_B
IO_L1P_T0_AD0P_35	C20	AD0_P
IO_L1N_T0_AD0N_35	B20	AD0_N
IO_L2P_T0_AD8P_35	B19	AD8_P
IO_L2N_T0_AD8N_35	A20	AD8_N
IO_L3P_T0_DQS_AD1P_35	E17	CK_AN0_P
IO_L3N_T0_DQS_AD1N_35	D18	CK_AN0_N
IO_L4P_T0_35	D19	BTN0
IO_L4N_T0_35	D20	BTN1
IO_L5P_T0_AD9P_35	E18	CK_AN1_P
IO_L5N_T0_AD9N_35	E19	CK_AN1_N
IO_L6P_T0_35	F16	CK_SS
IO_L6N_T0_VREF_35	F17	
IO_L7P_T1_AD2P_35	M19	SW1
IO_L7N_T1_AD2N_35	M20	SW0
IO_L8P_T1_AD10P_35	M17	HDMI_TX_SCL
IO_L8N_T1_AD10N_35	M18	HDMI_TX_SDA
IO_L9P_T1_DQS_AD3P_35	L19	BTN3
IO_L9N_T1_DQS_AD3N_35	L20	BTN2
IO_L10P_T1_AD11P_35	K19	HDMI_TX_D1_P
IO_L10N_T1_AD11N_35	L19	HDMI_TX_D1_N
IO_L11P_T1_SRCC_35	L16	HDMI_TX_CLK_P
IO_L11N_T1_SRCC_35	L17	HDMI_TX_CLK_N
IO_L12P_T1_MRCC_35	K17	HDMI_TX_D0_P
IO_L12N_T1_MRCC_35	K18	HDMI_TX_D0_N
IO_L13P_T2_MRCC_35	H16	SYSCLK
IO_L13N_T2_MRCC_35	H17	HDMI_RX_CEC
IO_L14P_T2_AD4P_SRCC_35	F18	HDMI_TX_D2_P
IO_L14N_T2_AD4N_SRCC_35	F19	AD12_P
IO_L15P_T2_DQS_AD12P_35	F20	AD12_N
IO_L15N_T2_DQS_AD12N_35	G17	LED4_G
IO_L16P_T2_35	G18	
IO_L16N_T2_35	T20	CK_AN4_P
IO_L17P_T2_AD5P_35	H20	CK_AN4_N
IO_L17N_T2_AD5N_35	G19	CK_AN5_P
IO_L18P_T2_AD13P_35	G20	CK_AN5_N
IO_L18N_T2_AD13N_35	H15	CK_SCK
IO_L19P_T3_35	G15	HDMI_TX_CEC
IO_L19N_T3_VREF_35	K14	CK_AN2_P
IO_L20P_T3_AD6P_35	T14	CK_AN2_N
IO_L20N_T3_AD6N_35	N15	LED4_R
IO_L21P_T3_DQS_AD14P_35	N16	LED2
IO_L21N_T3_DQS_AD14N_35	L14	LED5_G
IO_L22P_T3_AD7P_35	L15	LED4_B
IO_L22N_T3_AD7N_35	M14	LED3
IO_L23P_T3_35	M15	LED5_R
IO_L23N_T3_35	K16	CK_AN3_P
IO_L24P_T3_AD15P_35	T16	CK_AN3_N
IO_L24N_T3_AD15N_35	T15	CRYPTO_SDA
IO_25_35		

IC20D





Title		Rev
<b>Arty Z7</b>		<b>B.2</b>
Circuit		Copyright 2020
FPGA Banks, Anti Alias Filters		
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	1/10/2020	
Sheet#	9 out of 13	













1. VCC1V0
2. VCC1V8
3. VCC1V5
4. VCC3V3



Title		Rev
Arty Z7		B.2
Circuit		Copyright 2020
Power Regulation		
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	1/10/2020	
Sheet#	12 out of 13	





Title		Rev
Arty Z7		B.2
Circuit		Copyright 2020
Power Regulation		
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	1/10/2020	
Sheet#	13 out of 13	

