




Foot1
F1
Foot2
F2
Foot3
F3
Foot4
F4

Title Arty Z7		Rev B.1 Copyright 2016
Circuit PMods, User I/O		
Doc# 500-346		
Engineer MTA		
Author GTM		
Date 2/10/2017		
Sheet# 1 out of 13		



ANALOG




IOH





IOL



POWER









SPI



Note: Terminate N signals next to Analog Header

Title Arty Z7		Rev B.1 Copyright 2016
Circuit CHipKIT IO		
Doc# 500-346		
Engineer MTA		
Author GTM		
Date 2/10/2017		
Sheet# 2 out of 13		



Title		Rev
Arty Z7		B.1
Circuit		Ethernet and SD Card
Doc#		500-346
Engineer		MTA
Author		GTM
Date		2/10/2017
Sheet#		3 out of 13



A

B

C







D

A

B

C






D



Title		Rev	
Arty Z7		B.1	
Circuit		Copyright 2016	
HDMI			
Doc#	500-346		
Engineer	MTA		
Author	GTM		
Date	2/10/2017		
Sheet#	4 out of 13		




**This Page Intentionally
Left Blank**




Title		Rev
Arty Z7		B.1
Circuit		Copyright 2016
FPGA Configuration, Flash		
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	2/10/2017	
Sheet#	7 out of 13	






IC20B




VCC3V3






IC20C

VCC3V3





IC20D

Title Arty Z7		Rev B.1 Copyright 2016
Circuit FPGA Banks, Anti Alias Filters	Doc# 500-346	
Engineer MTA	Author GTM	
Date 2/10/2017	Sheet# 9 out of 13	







Title Arty Z7		Rev B.1 Copyright 2016
Circuit	FPGA Power	
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	2/10/2017	
Sheet#	10 out of 13	











Title Arty Z7		Rev B.1 Copyright 2016
Circuit DDR3 Memory	Doc# 500-346	
Engineer MTA	Author GTM	
Date 2/10/2017	Sheet# 11 out of 13	

1. VCC1V0
2. VCC1V8
3. VCC1V5
4. VCC3V3



Title Arty Z7		Rev B.1
Circuit Power Regulation		Copyright 2016
Doc#	500-346	
Engineer	MTA	
Author	GTM	
Date	2/10/2017	
Sheet#	12 out of 13	





Title Arty Z7		Rev B.1 Copyright 2016
Circuit Power Regulation	Doc# 500-346	
Engineer MTA	Author GTM	
Date 2/10/2017	Sheet# 13 out of 13	