Device Usage Page (usage_statistics_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.
To see the actual file transmitted to Xilinx, please click here.

software_version_and_target_device
date_generatedThu Jan 22 11:44:54 2015 product_versionVivado v2014.3 (64-bit)
build_version1034051 os_platformWIN64
registration_id206924054_1777497009_210572043_840 tool_flowVivado
betaFALSE route_designTRUE
target_familyartix7 target_devicexc7a35t
target_packagecpg236 target_speed-1
random_idc994f41142c3590e9ccaaccdb7d423f5 project_id528e222ac04b42968fb8d30732d00a1c
project_iteration0

user_environment
os_nameMicrosoft Windows 7 , 64-bit os_releaseService Pack 1 (build 7601)
cpu_nameIntel(R) Core(TM) i7-4600U CPU @ 2.10GHz cpu_speed2693 MHz
total_processors1 system_ram17.000 GB

vivado_usage
project_data
srcsetcount=9 constraintsetcount=1 designmode=RTL prproject=false
reconfigpartitioncount=0 reconfigmodulecount=0 hdproject=false partitioncount=0
synthesisstrategy=Vivado Synthesis Defaults implstrategy=Vivado Implementation Defaults currentsynthesisrun=synth_1 currentimplrun=impl_1
totalsynthesisruns=1 totalimplruns=1

unisim_transformation
pre_unisim_transformation
bufg=3 carry4=137 fdre=561 fdse=20
gnd=8 ibuf=22 iobuf=2 lut1=367
lut2=203 lut3=114 lut4=95 lut5=80
lut6=156 mmcme2_adv=1 muxf7=10 muxf8=2
obuf=43 vcc=8
post_unisim_transformation
bufg=3 carry4=137 fdre=561 fdse=20
gnd=8 ibuf=24 lut1=367 lut2=203
lut3=114 lut4=95 lut5=80 lut6=156
mmcme2_adv=1 muxf7=10 muxf8=2 obuf=43
obuft=2 vcc=8

placer
usage
lut=558 ff=581 bram36=0 bram18=0
ctrls=39 dsp=0 iob=67 bufg=0
global_clocks=3 pll=0 bufr=0 nets=1902
movable_instances=1500 pins=8827 bogomips=0 effort=2
threads=2 placer_timing_driven=1 timing_constraints_exist=1 placer_runtime=3.307000

report_power
command_line_options
-verbose=default::[not_specified] -hier=default::power -no_propagation=default::[not_specified] -format=default::text
-file=[specified] -name=default::[not_specified] -xpe=default::[not_specified] -return_string=default::[not_specified]
-vid=default::[not_specified] -append=default::[not_specified] -l=default::[not_specified]
usage
customer=TBD customer_class=TBD flow_state=routed family=artix7
die=xc7a35tcpg236-1 package=cpg236 speedgrade=-1 version=2014.3
platform=nt64 temp_grade=commercial process=typical simulation_file=None
netlist_net_matched=NA pct_clock_constrained=1.000000 pct_inputs_defined=4 user_junc_temp=26.1 (C)
ambient_temp=25.0 (C) user_effective_thetaja=4.999358 airflow=250 (LFM) heatsink=medium (Medium Profile)
user_thetasa=4.6 (C/W) board_selection=medium (10"x10") board_layers=12to15 (12 to 15 Layers) user_thetajb=7.5 (C/W)
user_board_temp=25.0 (C) junction_temp=26.1 (C) input_toggle=12.500000 output_toggle=12.500000
bi-dir_toggle=12.500000 output_enable=1.000000 bidir_output_enable=1.000000 output_load=5.000000
ff_toggle=12.500000 ram_enable=50.000000 ram_write=50.000000 dsp_output_toggle=12.500000
set/reset_probability=0.000000 enable_probability=0.990000 toggle_rate=False signal_rate=False
static_prob=False read_saif=False on-chip_power=0.221384 dynamic=0.149367
effective_thetaja=5.0 thetasa=4.6 (C/W) thetajb=7.5 (C/W) off-chip_power=0.000000
clocks=0.005206 logic=0.002712 signals=0.002432 mmcm=0.123207
i/o=0.015811 devstatic=0.072016 vccint_voltage=1.000000 vccint_total_current=0.020747
vccint_dynamic_current=0.010938 vccint_static_current=0.009809 vccaux_voltage=1.800000 vccaux_total_current=0.081415
vccaux_dynamic_current=0.068780 vccaux_static_current=0.012635 vcco33_voltage=3.300000 vcco33_total_current=0.005432
vcco33_dynamic_current=0.004432 vcco33_static_current=0.001000 vcco25_voltage=2.500000 vcco25_total_current=0.000000
vcco25_dynamic_current=0.000000 vcco25_static_current=0.000000 vcco18_voltage=1.800000 vcco18_total_current=0.000000
vcco18_dynamic_current=0.000000 vcco18_static_current=0.000000 vcco15_voltage=1.500000 vcco15_total_current=0.000000
vcco15_dynamic_current=0.000000 vcco15_static_current=0.000000 vcco135_voltage=1.350000 vcco135_total_current=0.000000
vcco135_dynamic_current=0.000000 vcco135_static_current=0.000000 vcco12_voltage=1.200000 vcco12_total_current=0.000000
vcco12_dynamic_current=0.000000 vcco12_static_current=0.000000 vccaux_io_voltage=1.800000 vccaux_io_total_current=0.000000
vccaux_io_dynamic_current=0.000000 vccaux_io_static_current=0.000000 vccbram_voltage=1.000000 vccbram_total_current=0.000165
vccbram_dynamic_current=0.000000 vccbram_static_current=0.000165 mgtavcc_voltage=1.000000 mgtavcc_total_current=0.000000
mgtavcc_dynamic_current=0.000000 mgtavcc_static_current=0.000000 mgtavtt_voltage=1.200000 mgtavtt_total_current=0.000000
mgtavtt_dynamic_current=0.000000 mgtavtt_static_current=0.000000 vccadc_voltage=1.800000 vccadc_total_current=0.020000
vccadc_dynamic_current=0.000000 vccadc_static_current=0.020000 confidence_level_design_state=High confidence_level_clock_activity=High
confidence_level_io_activity=Low confidence_level_internal_activity=Medium confidence_level_device_models=High confidence_level_overall=Low

report_utilization
slice_logic
slice_luts_used=556 slice_luts_fixed=0 slice_luts_available=20800 slice_luts_util_percentage=2.67
lut_as_logic_used=556 lut_as_logic_fixed=0 lut_as_logic_available=20800 lut_as_logic_util_percentage=2.67
lut_as_memory_used=0 lut_as_memory_fixed=0 lut_as_memory_available=9600 lut_as_memory_util_percentage=0.00
slice_registers_used=581 slice_registers_fixed=0 slice_registers_available=41600 slice_registers_util_percentage=1.39
register_as_flip_flop_used=581 register_as_flip_flop_fixed=0 register_as_flip_flop_available=41600 register_as_flip_flop_util_percentage=1.39
register_as_latch_used=0 register_as_latch_fixed=0 register_as_latch_available=41600 register_as_latch_util_percentage=0.00
f7_muxes_used=10 f7_muxes_fixed=0 f7_muxes_available=16300 f7_muxes_util_percentage=0.06
f8_muxes_used=2 f8_muxes_fixed=0 f8_muxes_available=8150 f8_muxes_util_percentage=0.02
slice_used=296 slice_fixed=0 slice_available=8150 slice_util_percentage=3.63
slicel_used=191 slicel_fixed=0 slicem_used=105 slicem_fixed=0
lut_as_logic_used=556 lut_as_logic_fixed=0 lut_as_logic_available=20800 lut_as_logic_util_percentage=2.67
using_o5_output_only_used=0 using_o5_output_only_fixed= using_o6_output_only_used=431 using_o6_output_only_fixed=
using_o5_and_o6_used=125 using_o5_and_o6_fixed= lut_as_memory_used=0 lut_as_memory_fixed=0
lut_as_memory_available=9600 lut_as_memory_util_percentage=0.00 lut_as_distributed_ram_used=0 lut_as_distributed_ram_fixed=0
lut_as_shift_register_used=0 lut_as_shift_register_fixed=0 lut_flip_flop_pairs_used=840 lut_flip_flop_pairs_fixed=0
lut_flip_flop_pairs_available=20800 lut_flip_flop_pairs_util_percentage=4.03 fully_used_lut_ff_pairs_used=246 fully_used_lut_ff_pairs_fixed=
lut_ff_pairs_with_unused_lut_used=284 lut_ff_pairs_with_unused_lut_fixed= lut_ff_pairs_with_unused_flip_flop_used=310 lut_ff_pairs_with_unused_flip_flop_fixed=
unique_control_sets_used=39 minimum_number_of_registers_lost_to_control_set_restriction_used=107(Lost)
memory
block_ram_tile_used=0 block_ram_tile_fixed=0 block_ram_tile_available=50 block_ram_tile_util_percentage=0.00
ramb36_fifo*_used=0 ramb36_fifo*_fixed=0 ramb36_fifo*_available=50 ramb36_fifo*_util_percentage=0.00
ramb18_used=0 ramb18_fixed=0 ramb18_available=100 ramb18_util_percentage=0.00
dsp
dsps_used=0 dsps_fixed=0 dsps_available=90 dsps_util_percentage=0.00
clocking
bufgctrl_used=3 bufgctrl_fixed=0 bufgctrl_available=32 bufgctrl_util_percentage=9.37
bufio_used=0 bufio_fixed=0 bufio_available=20 bufio_util_percentage=0.00
mmcme2_adv_used=1 mmcme2_adv_fixed=0 mmcme2_adv_available=5 mmcme2_adv_util_percentage=20.00
plle2_adv_used=0 plle2_adv_fixed=0 plle2_adv_available=5 plle2_adv_util_percentage=0.00
bufmrce_used=0 bufmrce_fixed=0 bufmrce_available=10 bufmrce_util_percentage=0.00
bufhce_used=0 bufhce_fixed=0 bufhce_available=72 bufhce_util_percentage=0.00
bufr_used=0 bufr_fixed=0 bufr_available=20 bufr_util_percentage=0.00
specific_feature
bscane2_used=0 bscane2_fixed=0 bscane2_available=4 bscane2_util_percentage=0.00
capturee2_used=0 capturee2_fixed=0 capturee2_available=1 capturee2_util_percentage=0.00
dna_port_used=0 dna_port_fixed=0 dna_port_available=1 dna_port_util_percentage=0.00
efuse_usr_used=0 efuse_usr_fixed=0 efuse_usr_available=1 efuse_usr_util_percentage=0.00
frame_ecce2_used=0 frame_ecce2_fixed=0 frame_ecce2_available=1 frame_ecce2_util_percentage=0.00
icape2_used=0 icape2_fixed=0 icape2_available=2 icape2_util_percentage=0.00
pcie_2_1_used=0 pcie_2_1_fixed=0 pcie_2_1_available=1 pcie_2_1_util_percentage=0.00
startupe2_used=0 startupe2_fixed=0 startupe2_available=1 startupe2_util_percentage=0.00
xadc_used=0 xadc_fixed=0 xadc_available=1 xadc_util_percentage=0.00
primitives
fdre_used=561 fdre_functional_category=Flop & Latch lut2_used=203 lut2_functional_category=LUT
lut6_used=155 lut6_functional_category=LUT carry4_used=137 carry4_functional_category=CarryLogic
lut3_used=114 lut3_functional_category=LUT lut4_used=95 lut4_functional_category=LUT
lut5_used=81 lut5_functional_category=LUT obuf_used=43 obuf_functional_category=IO
lut1_used=33 lut1_functional_category=LUT ibuf_used=24 ibuf_functional_category=IO
fdse_used=20 fdse_functional_category=Flop & Latch muxf7_used=10 muxf7_functional_category=MuxFx
bufg_used=3 bufg_functional_category=Clock obuft_used=2 obuft_functional_category=IO
muxf8_used=2 muxf8_functional_category=MuxFx mmcme2_adv_used=1 mmcme2_adv_functional_category=Clock
io_standard
diff_sstl15=0 hstl_ii=0 hsul_12=0 diff_mobile_ddr=0
lvttl=0 diff_sstl18_ii=0 hstl_i=0 mobile_ddr=0
lvcmos15=0 sstl135_r=0 lvcmos25=0 lvcmos33=1
lvcmos18=0 pci33_3=0 lvcmos12=0 hstl_i_18=0
diff_hsul_12=0 hstl_ii_18=0 sstl18_i=0 sstl18_ii=0
sstl15=0 sstl15_r=0 sstl135=0 lvds_25=0
diff_hstl_i=0 rsds_25=0 diff_hstl_ii=0 tmds_33=0
diff_hstl_i_18=0 mini_lvds_25=0 diff_hstl_ii_18=0 ppds_25=0
diff_sstl18_i=0 diff_sstl15_r=0 diff_sstl135=0 diff_sstl135_r=0
blvds_25=0

router
usage
lut=585 ff=581 bram36=0 bram18=0
ctrls=39 dsp=0 iob=67 bufg=0
global_clocks=3 pll=0 bufr=0 nets=1902
movable_instances=1500 pins=8827 bogomips=0 high_fanout_nets=0
effort=2 threads=2 router_timing_driven=1 timing_constraints_exist=1
congestion_level=0 estimated_expansions=1263678 actual_expansions=699707 router_runtime=23.879000

synthesis
command_line_options
-part=xc7a35tcpg236-1 -name=default::[not_specified] -top=GPIO_demo -include_dirs=default::[not_specified]
-generic=default::[not_specified] -verilog_define=default::[not_specified] -constrset=default::[not_specified] -seu_protect=default::none
-flatten_hierarchy=default::rebuilt -gated_clock_conversion=default::off -directive=default::default -rtl=default::[not_specified]
-bufg=default::12 -fanout_limit=default::10000 -shreg_min_size=default::3 -mode=default::default
-fsm_extraction=default::auto -keep_equivalent_registers=default::[not_specified] -resource_sharing=default::auto -control_set_opt_threshold=default::auto
usage
elapsed=00:00:30s memory_peak=587.879MB memory_gain=403.152MB